November 1996

Features

1MHz, Four Quadrant Analog Multiplier

Accuracy......±0.5% ("A" Version) Input Voltage Range ±10V


- Bandwidth......1MHz Uses Standard ±15V Supplies
- · Built-in Op Amp Provides Level Shifting, Division and **Square Root Functions**

Description

The ICL8013 is a four quadrant analog multiplier whose output is proportional to the algebraic product of two input signals. Feedback around an internal op amp provides level shifting and can be used to generate division and square root functions. A simple arrangement of potentiometers may be used to trim gain accuracy, offset voltage and feedthrough performance. The high accuracy, wide bandwidth, and increased versatility of the ICL8013 make it ideal for all multiplier applications in control and instrumentation systems. Applications include RMS measuring equipment, frequency doublers, balanced modulators and demodulators, function generators, and voltage controlled amplifiers.

Ordering Information

PART NUMBER	MULTIPLICATION ERROR		TEMP. RANGE (°C)	PACKAGE	PKG. NO.	
ICL8013AMTX	±0.5%		-55 to 125	10 Pin Metal Can	T10.B	
CL8013BMTX	±1% }	Max	-55 to 125	10 Pin Metal Can	T10.B	
ICL8013ACTX	±0.5%		0 to 70	10 Pin Metal Can	T10.B	
ICL8013BCTX	±1% }	Max	0 to 70	10 Pin Metal Can	T10.B	
ICL8013CCTX	±2%		0 to 70	10 Pin Metal Can	T10.B	



CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures. Copyright @ Harris Corporation 1996 8-145

File Number 2863.2

SPECIAL ANALOG

Absolute Maximum Ratings Thermal Information **Operating Conditions** Temperature Range ICL8013XM.....-55°C to 125°C

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:


1. θ_{JA} is measured with the component mounted on an evaluation PC board in free air.

Electrical Specifications T_A = 25°C, V_{SUPPLY} = ±15V, Gain and Offset Potentiometers Externally Trimmed, Unless Otherwise Specified

	TEST	ICL8013A			ICL8013B			ICL8013C			
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Multiplier Function			XY 10		*	XY 10	*	0.00	XY 10	:#::	
Multiplication Error	-10 < X < 10 -10 < Y < 10	1	120	0.5	•	-	1.0	•	•	2.0	% Full Scale
Divider Function		(3)	10Z X	16.	٠	10Z X		(A)	10Z X	150	
Division Error	X = -10		0.3			0.3	*	*1	0.3	-	% Full Scale
	X = -1		1.5			1.5	÷	*:	1.5	1941	% Full Scale
Feedthrough	X = 0, Y = ±10V		-	50			100	0.40	-	200	mV
	Y = 0, X = ±10V		-	50	-	-	100	**	-	150	mV
Non-Linearity X Input	X = 20V _{P-P} Y= ±10V _{DC}	- (c a ca	±0.5		•	±0.5	•	***	±0.8	(%)	%
Y Input	Y = 20V _{P-P} X = ±10V _{DC}	*	±0.2	4	-	±0.2	- ¥	28	±0.3	3#3	%
Frequency Response Small Signal Bandwidth (-3dB)	() - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -	-	1.0	•	-	1.0	-	-3	1.0		MHz
Full Power Bandwidth		25	750	1401	82	750		24	750	1	kHz
Slew Rate		-	45		-	45	-	-	45		V/μs
1% Amplitude Error		-	75	-	•	75		2	75	-	kHz
1% Vector Error (0.5° Phase Shift)		28	5	120		5	- G	- 1	5	460	kHz
Settling Time (to ±2% of Final Value)	V _{IN} = ±10V	1.2	1	1/200	() in	1	2	24	1		μs
Overload Recovery (to ±2% of Final Value)	V _{IN} = ±10V		1	•	-	1			1		μs
Output Noise	5Hz to 10kHz		0.6	150	-	0.6		- 2	0.6	-	mV _{RMS}
	5Hz to 5MHz	•	3	•		3	•		3	•	mV _{RMS}
Input Resistance							•	- 8			
X Input	V _{IN} = 0V		10			10			10		MΩ
Y Input]		6	•	•	6	*		6	•	МΩ
Z Input		- 50	36	•		36	Ť		36	•	kΩ
Input Bias Current			•	•	9	100		- 1			
X or Y Input	V _{IN} = 0V	- 1	2	5			7.5			10	μА
Z Input		•	25		•	25	- 3	-	25	-	μА

PARAMETER	TEST CONDITIONS	ICL8013A			ICL8013B			ICL8013C			
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Power Supply Variation		1		2	1020 17		-	100	-	- 1	
Multiplication Error		· ·	0.2			0.2		3	0.2		%/%
Output Offset		19	2	50	7/		75	12		100	mV/V
Scale Factor		32	0.1	25	10	0.1			0.1	÷	%/%
Quiescent Current		12	3.5	6.0	20	3.5	6.0	22	3.5	6.0	mA
THE FOLLOWING SPECIFICAT	TIONS APPLY OVER	THE OF	ERATIN	IG TEM	PERAT	URE RA	NGES			r.li	
Multiplication Error	-10V < X _{IN} < 10V, -10V < Y _{IN} < 10V	2	1.5	ş	20	2	(28)	12	3	9	% Full Scale
Average Temp. Coefficients Accuracy		8	0.06		100	0.06	•	72	0.06		%/°C
Output Offset			0.2			0.2		712	0.2	-	mV/°C
Scale Factor		i i	0.04		- 8	0.04	-	720	0.04		%/°C
Input Bias Current			्		*	-		12.0	12		
X or Y Input	V _{IN} = 0V			5			5			10	μА
Z Input			8	25			25	723	12	35	μА
Input Voltage (X, Y, or Z)			72	±10		0 W	±10	12	2	±10	V
Output Voltage Swing	R _L ≥ 2kΩ C _L < 1000pF	•	±10	•	*	±10	122		±10	ु	٧

Schematic Diagram



8-147

SPECIAL ANALOG CIRCUITS

Application Information

Detailed Circuit Description

The fundamental element of the ICL8013 multiplier is the bipolar differential amplifier of Figure 1.




FIGURE 1. DIFFERENTIAL AMPLIFIER

The small signal differential voltage gain of this circuit is given by:

$$A_V = \frac{V_{OUT}}{V_{IN}} = \frac{R_L}{r_E}$$

Substituting $r_E = \frac{1}{g_M} = \frac{kT}{q_E}$

$$V_{OUT} = V_{IN} \left(\frac{R_L}{r_E} \right) = V_{IN} \times \frac{q I_E R_L}{kT}$$

The output voltage is thus proportional to the product of the input voltage V_{IN} and the emitter current I_E . In the simple transconductance multiplier of Figure 2, a current source comprising Q_3 , D_1 , and R_Y is used. If V_Y is large compared with the drop across D_1 , then

$$I_D \approx \frac{V_Y}{R_V} = 2I_E$$
 and

$$V_{OUT} = \frac{qR_L}{kTR_*}(V_X \times V_Y)$$




FIGURE 2. TRANSCONDUCTANCE MULTIPLIER

There are several difficulties with this simple modulator:

- 1. $V_{\mbox{\scriptsize Y}}$ must be positive and greater than $V_{\mbox{\scriptsize D}}$
- 2. Some portion of the signal at V_{χ} will appear at the output unless $I_E=0$.
- 3. V_X must be a small signal for the differential pair to be linear.
- 4. The output voltage is not centered around ground.

The first problem relates to the method of converting the V_Y voltage to a current to vary the gain of the V_X differential pair. A better method, Figure 3, uses another differential pair but with considerable emitter degeneration. In this circuit the differential input voltage appears across the common emitter resistor, producing a current which adds or subtracts from the quiescent current in either collector. This type of voltage to current converter handles signals from 0V to $\pm 10V$ with excellent linearity.




FIGURE 3. VOLTAGE TO CURRENT CONVERTER

The second problem is called feedthrough; i.e., the product of zero and some finite Input signal does not produce zero output voltage. The circuit whose operation is illustrated by Figures 4A, 4B, and 4C overcomes this problem and forms the heart of many multiplier circuits in use today.

This circuit is basically two matched differential pairs with cross coupled collectors. Consider the case shown in Figure 4A of exactly equal current sources basing the two pairs. With a small positive signal at V_{IN} , the collector current of Q_1 and Q_4 will increase but the collector currents of Q_2 and Q_3 will decrease by the same amount. Since the collectors are cross coupled the current through the load resistors remains unchanged and independent of the V_{IN} input voltage.

In Figure 4B, notice that with $V_{1N}=0$ any variation in the ratio of biasing current sources will produce a common mode voltage across the load resistors. The differential output voltage will remain zero. In Figure 4C we apply a differential input voltage with unbalanced current sources. If I_{E1} is twice I_{E2} the gain of differential pair Q_1 and Q_2 is twice the gain of pair Q_3 and Q_4 . Therefore, the change in cross coupled collector currents will be unequal and a differential output voltage will result. By replacing the separate biasing current sources with the voltage to current converter of Figure 3 we have a balanced multiplier circuit capable of four quadrant operation (Figure 5).




FIGURE 4A. INPUT SIGNAL WITH BALANCED CURRENT SOURCES $\Delta V_{OUT} = 0V$

8-148

FIGURE 48. NO INPUT SIGNAL WITH UNBALANCED CURRENT SOURCES $\Delta V_{OUT} = 0V$




FIGURE 4C. INPUT SIGNAL WITH UNBALANCED CURRENT SOURCES, DIFFERENTIAL OUTPUT VOLTAGE

This circuit of Figure 5 still has the problem that the input voltage V_{IN} must be small to keep the differential amplifier in the linear region. To be able to handle large signals, we need an amplitude compression circuit.




FIGURE 5. TYPICAL FOUR QUADRANT MULTIPLIER-MODULATOR

Figure 2 showed a current source formed by relying on the matching characteristics of a diode and the emitter base junction of a transistor. Extension of this idea to a differential circuit is shown in Figure 6A. In a differential pair, the input voltage splits the biasing current in a logarithmic ratio. (The usual

assumption of linearity is useful only for small signals.) Since the input to the differential pair in Figure 6A is the difference in voltage across the two diodes, which in turn is proportional to the log of the ratio of drive currents, it follows that the ratio of diode currents and the ratio of collector currents are linearly related and independent of amplitude. If we combine this circuit with the voltage to current converter of Figure 3, we have Figure 6B. The output of the differential amplifier is now proportional to the input voltage over a large dynamic range, thereby improving linearity while minimizing drift and noise factors.

The complete schematic is shown after the Electrical Specifications Table. The differential pair \mathbf{Q}_3 and \mathbf{Q}_4 form a voltage to current converter whose output is compressed in collector diodes \mathbf{Q}_1 and \mathbf{Q}_2 . These diodes drive the balanced cross-coupled differential amplifier $\mathbf{Q}_7/\mathbf{Q}_8$ $\mathbf{Q}_{14}/\mathbf{Q}_{15}$. The gain of these amplifiers is modulated by the voltage to current converter \mathbf{Q}_9 and \mathbf{Q}_{10} . Transistors \mathbf{Q}_5 , \mathbf{Q}_6 , \mathbf{Q}_{11} , and \mathbf{Q}_{12} are constant current sources which bias the voltage to current converter. The output amplifier comprises transistors \mathbf{Q}_{16} through \mathbf{Q}_{27} .




FIGURE 6A. CURRENT GAIN CELL




FIGURE 6B. VOLTAGE GAIN WITH SIGNAL COMPRESSION

Definition of Terms

Multiplication/Division Error: This is the basic accuracy specification. It includes terms due to linearity, gain, and offset errors, and is expressed as a percentage of the full scale output.

Feedthrough: With either input at zero, the output of an ideal multiplier should be zero regardless of the signal applied to the other input. The output seen in a non-ideal multiplier is known as the feedthrough.

Nonlinearity: The maximum deviation from the best straight line constructed through the output data, expressed as a percentage of full scale. One input is held constant and

8

SPECIAL ANALOG CIRCUITS

8-149

the other swept through it nominal range. The nonlinearity is the component of the total multiplication/division error which cannot be trimmed out.

Typical Applications

Multiplication

In the standard multiplier connection, the Z terminal is connected to the op amp output. All of the modulator output current thus flows through the feedback resistor R_{27} and produces a proportional output voltage.

Multiplier Trimming Procedure

- Set X_{IN} = Y_{IN} = 0V and adjust Z_{OS} for zero Output.
- Apply a ±10V low frequency (≤100Hz) sweep (sine or triangle) to Y_{IN} with X_{IN} = 0V, and adjust X_{OS} for minimum output.
- Apply the sweep signal of Step 2 to X_{IN} with Y_{IN} = 0V and adjust Y_{OS} for minimum Output.
- 4. Readjust ZOS as in Step 1, if necessary.
- With X_{IN} = 10.0V_{DC} and the sweep signal of Step 2 applied to Y_{IN}, adjust the Gain potentiometer for Output = Y_{IN}. This is easily accomplished with a differential scope plug-in (A+B) by inverting one signal and adjusting Gain control for (Output - Y_{IN}) = Zero.




FIGURE 7A. MULTIPLIER BLOCK DIAGRAM




FIGURE 7B. MULTIPLIER CIRCUIT CONNECTION

Division

If the Z terminal is used as an input, and the output of the op amp connected to the Y input, the device functions as a divider. Since the input to the op amp is at virtual ground, and requires negligible bias current, the overall feedback forces the modulator output current to equal the current produced by Z.

Therefore
$$I_O = X_{IN} \cdot Y_{IN} = \frac{Z_{IN}}{R} = 10Z_{IN}$$

Since
$$Y_{IN} = V_{OUT}$$
. $V_{OUT} = \frac{10Z_{IN}}{X_{IN}}$

Note that when connected as a divider, the X input must be a negative voltage to maintain overall negative feedback.

Divider Trimming Procedure

- Set trimming potentiometers at mid-scale by adjusting voltage on pins 7, 9 and 10 (X_{OS}, Y_{OS}, Z_{OS}) for 0V.
- With Z_{IN} = 0V, trim Z_{OS} to hold the Output constant, as X_{IN} is varied from -10V through -1V.
- With Z_{IN} = 0V and X_{IN} = -10.0V adjust Y_{OS} for zero Output voltage.
- With Z_{IN} = X_{IN} (and/or Z_{IN} = -X_{IN}) adjust X_{OS} for minimum worst case variation of Output, as X_{IN} is varied from -10V to -1V.
- Repeat Steps 2 and 3 if Step 4 required a large initial adjustment.
- With Z_{IN} = X_{IN} (and/or Z_{IN} = -X_{IN}) adjust the gain control until the output is the closest average around +10.0V (-10V for Z_{IN} = -X_{IN}) as X_{IN} is varied from -10V to -3V.




FIGURE 8A. DIVISION BLOCK DIAGRAM




FIGURE 8B. DIVISION CIRCUIT CONNECTION

Squaring

The squaring function is achieved by simply multiplying with the two inputs tied together. The squaring circuit may also be used as the basis for a frequency doubler since $\cos^2\!\omega t = \frac{1}{2}(\cos 2\omega t + 1)$.




FIGURE 9B. SQUARER CIRCUIT CONNECTION

Square Root

Tying the X and Y inputs together and using overall feedback from the op amp results in the square root function. The output of the modulator is again forced to equal the current produced by the Z input.

$$I_O = X_{IN} \times Y_{IN} = (-V_{OUT})^2 = 10Z_{IN}$$
 $V_{OUT} = -\sqrt{10Z_{IN}}$

The output is a negative voltage which maintains overall negative feedback. A diode in series with the op amp output prevents the latchup that would otherwise occur for negative input voltages.

Square Root Trimming Procedure

- 1. Connect the ICL8013 in the Divider configuration.
- Adjust Z_{OS}, Y_{OS}, X_{OS}, and Galn using Steps 1 through 6 of Divider Trimming Procedure.
- Convert to the Square Root configuration by connecting X_{IN} to the output and inserting a diode between Pin 4 and the output node.
- 4. With ZIN = 0V adjust ZOS for zero output voltage.




FIGURE 10A. SQUARE ROOT BLOCK DIAGRAM




FIGURE 10B. ACTUAL CIRCUIT CONNECTION

Variable Gain Amplifier

Most applications for the ICL8013 are straight forward variations of the simple arithmetic functions described above. Although the circuit description frequently disguises the fact, it has already been shown that the frequency doubler is nothing more than a squaring circuit. Similarly the variable gain amplifier is nothing more than a multiplier, with the input signal applied at the X input and the control voltage applied at the Y input.




FIGURE 11. VARIABLE GAIN AMPLIFIER




FIGURE 12. POTENTIOMETERS FOR TRIMMING OFFSET AND FEEDTHROUGH

SPECIAL ANALOG CIRCUITS

